GUJARAT TECHNOLOGICAL UNIVERSITY BE – SEMESTER – VIII.EXAMINATION – WINTER 2016

S	ubje	ect Code: 180802 Date: 20/10/2016	
З Т Із	Sime: Instruc	 a Construction of the second second	
Q.1	(a)	Why drop occurs in a MOSFET? What is threshold voltage? Derive expression of V _t .	07
	(b)	Explain VLSI design flow (Y- chart) in detail.	07
Q.2	(a) (b)	Describe CMOS fabrication (n-well) process with neat and clean diagram. Draw and explain VTC of MOS inverter. Derive expression of I _D . OR	07 07
	(b)	Explain gradual channel approximation. Derive expression of I_D and I_D by considering channel length modulation.	07
Q.3	(a) (b)	Explain BIST method for chip testing. What is voltage Bootstrapping? Derive the expression of V_x . OR	07 07
Q.3	(a) (b)	Explain Ad-Hoc testable technique for chip testing. What is latch-up? List and explain its causes and preventions.	07 07
Q.4	(a) (b)	Explain and derive expression for CMOS NAND2 gate. Calculate the threshold voltage V_{T0} at $V_{SB} = 0v$, for a polysilicon gate n-channel MOS transistor, with the following parameters: Substrate doping density $N_A = 10^{16}$ cm ⁻³ , polysilicon gate doping density $N_D = 2 \times 10^{20}$ cm ⁻³ , gate oxide thickness $t_{ox} = 500$ Ű and oxide-interface fixed charge density $N_{ox} = 4 \times 10^{10}$ cm ⁻²	07 07
		Assume: $\phi_F(\text{Gate}) = 0.55\text{V}$, $n_i = 1.45 \text{ x } 10^{10} \text{ cm}^{-3}$, thermal voltage (kT/q) = 0.026	
Q.4	(a) (b)	OR Write a detailed note on high performance Dynamic CMOS logic Consider a resistive-load inverter circuit with $V_{DD} = 5v$, $k'_n = 20\mu A/V^2$, $V_{T0} = 0.8v$, $R_L = 200K$ and $(w/l) = 2$. Calculate the critical voltages $(V_{OH}, V_{OL}, V_{IL} \& V_{IH})$ and find the noise margins of the circuit.	07 07
Q.5	(a) (b)	What are pass transistor circuits? Explain logic '0' and logic '1' transfer. Explain switching power dissipation of CMOS inverter. Derive power delay expression.	07 07
Q.5	(a) (b)	OR What are CMOS transmission gates? Explain its region of operation. Compare and list out difference between FPGAs and CLPDs.	07 07

1