Seat No.:	Enrolment No.

Subject Code: 161004

GUJARAT TECHNOLOGICAL UNIVERSITY

BE – SEMESTER – VI (OLD).EXAMINATION – WINTER 2016

Date: 25/10/2016

7	•	ect Name: VLSI Technology and Design : 10:30 AM to 01:00 PM ctions: 1. Attempt all questions. 2. Make suitable assumptions wherever necessary. 3. Figures to the right indicate full marks.	
Q.1	(a) (b)	Explain VLSI design flow. Describe fabrication process of MOSFET.	07 07
Q.2	(a) (b)	Write short note on Fault types and models. Write short note on On Chip Clock Generation and Distribution. OR	07 07
	(b)	Write short note on FPGA.	07
Q.3	(a) (b)	Write short note on Layout Design rules. Explain CMOS inverter in detail.	07 07
		OR	
Q.3	(a) (b)	Write short note on resistive load Inverter. Write short note on MOS Inverters Switching characteristics.	07 07
Q.4	(a) (b)	Write short note on CMOS Transmission Gates. Explain Basic Principles of pass transistor circuits. OR	07 07
Q.4	(a) (b)	Write short note on CMOS Edge-triggered flip-flop. What is latch-up? How to prevent it?	07 07
Q.5	(a) (b)	Write short note on SR latch. Implement $F = AB + C'D(A'+B')$ using CMOS logic circuits. OR	07 07
Q.5	(a) (b)	Write short note on CPLD. Write short note on built-in Self Test (BIST) techniques.	07 07
