Community Sites
Create your own community website and start earning today !
It's Free !
 
Communities Members BookmarksPolls Fresher Jobs Funny Pictures MCA Projects New Member FAQ  



My Profile
Active Members
TodayLast 7 Days more...



Awards & Gifts
Online Exams

Fresher Jobs


Our fresher job section is exclusively for fresh graduates! Find jobs for freshers in major Indian cities including Bangalore, Chennai, Hyderabad, Pune or Kochi

Resources


Find educational articles, blogs, discussion threads and other resources.

Colleges


Find details about any college in India or search for courses.

website counter



Download Model question papers & previous years question papers

Posted By: kondapalli       Member Level: Gold       Posted Date: 05 May 2008

2007 Jawaharlal Nehru Technological University B.Tech Electronics & computers FAULT TOLERANT SYSTEMS Question paper



Course: B.Tech Electronics & computers   University: Jawaharlal Nehru Technological University




1. (a) How does a feedback briding fault leads the circuit into oscillation. What are
the conditions? [4+4]
(b) What are temporary faults? Differentiate between Transient faults and inter-
mittent faults. Which one is preferrable? [3+2+2+1]
2. (a) A circuit realizes the function.
Z=X1 X4+X2 X3+X1X4
Using Boolean Difference method find the test vectors for SA0, SA1 faults on
all input lines of the circuit.
(b) What are the different properties of Boolean differences? Explain [5+5+6]
3. (a) Construct a seven-bit error correcting code to represent the decimal digit by
augmenting the Excess-3 code and by using add-1 parity check.
(b) Design a redundant circuit for f = a  b [9+7]
4. (a) What is the mechanism adopted in COPRA a fault Tolerant system. Explain
in detail.
(b) What is meant by Time redundancy? Explain. [4+4+4+4]
5. (a) What is the need for self checking circuits
(b) Design a totally self checking checker by using reddy’s partition method for
2out of 5 code. [6+10]
6. Explain in detail about fail-safe sequential circuits design with an example. [16]
7. Write a short notes an [4x4=16]
(a) Controllability
(b) Observability
(c) Positive unate function
(d) Syndrom relations of all types of terminating gates.
8. (a) Discuss the sequential circuit design using nonscan techniques.
(b) i. What is meant by Enhanced controllability?
ii. How is a sequential circuit modified for the above sequential circuit and
enhanced controllability? [6+4+6]





Return to question paper search

Next Question Paper: OPERATING SYSTEMS

Previous Question Paper: FAULT TOLERANT SYSTEMS set-3

Related Question Papers:


  • III B.Tech I Semester Regular Examinations, November 2007 CHEMICAL REACTION ENGINEERING-I (Chemical Engineering)


  • c & ds (C PROGRAMMING AND DATA STRUCTURES)


  • III B.Tech. I Semester Regular Examinations, November -2005,PROTEIN ENGINEERING


  • III B.Tech Supplimentary Examinations, Aug/Sep 2008 BIOLOGICAL CONTROL SYSTEMS (Bio-Medical Engineering)


  • III B.Tech II Semester Regular Examinations, Apr/May 2008 MASS TRANSFER OPERATIONS-II


  • Categories


    Submit Previous Years University Question Papers and make money from adsense revenue sharing program

    Are you preparing for a university examination? Download model question papers and practise before you write the exam.

    Watch TV Channels



    Contact Us    Editors    Privacy Policy    Terms Of Use   

    SpiderWorks Technologies Pvt Ltd. 2006 - 2007 All Rights Reserved.