New Member FAQ | Forums | Earn Revenue


Resources Entrance Ask Experts Exam Papers Jobs English Projects Universities Colleges Courses Schools Training My India



My Profile
Active Members
TodayLast 7 Days more...



Awards & Gifts
Online Exams

Fresher Jobs


Our fresher job section is exclusively for fresh graduates! Find jobs for freshers in major Indian cities including Bangalore, Chennai, Hyderabad, Pune or Kochi

Resources


Find educational articles, blogs, discussion threads and other resources.

Colleges


Find details about any college in India or search for courses.

website counter



Download Model question papers & previous years question papers

Posted Date: 05 May 2008      Posted By: kondapalli      Member Level: Gold

2007 Jawaharlal Nehru Technological University B.Tech Electronics & computers FAULT TOLERANT SYSTEMS set-3 Question paper



Course: B.Tech Electronics & computers   University: Jawaharlal Nehru Technological University




1. Define and derive the following terms in a system.
(a) MTTR [2+6]
(b) Hazard rate functions. [2+6]
2 . ( a ) Wha t is a t r ee like cir cuit . G ive pr o p er t ies o f t r ee like cir cuit s.
(b) For the given tree like circuit find the complete test set using path sensitizing
method as show in figure1. [3+5+8]
Figure 1:
3. (a) Explain fail soft-operation. [4]
(b) Explain the 5 MR reconfiguration mechanism and also explain how it care
tolerate single, double and Trible faults in a given system. [3x4=12]
4. With an example explain :
(a) software redundancy.
(b) time redundancy. [8+8]
5. (a) What is the need for self checking circuits
(b) Design a totally self checking checker by using reddy’s partition method for
2out of 5 code. [6+10]
6. Explain in detail about fail-safe sequential circuits design with an example. [16]
7. (a) Prove that five tests are sufficient to detect all faults in a combinational logic
circuit by inserting addition control logic to the following function, obtain the
test pattern.
f=(A,B,C,D)=AB+BC+BD
(b) Obtain the ten sequences denoted as P = {xox1......xa} from the basic module
of the above circuit and get the compatable pair from the set P. [8+8]
8. (a) Draw the logic diagram of Built-in Logic Block Observer.
(b) Discuss BILBO based BIST architecture. [8+8]





Return to question paper search

Next Question Paper: FAULT TOLERANT SYSTEMS

Previous Question Paper: MATHEMATICS-II

Related Question Papers:


  • II B.Tech II Semester Supplimentary Examinations, Aug/Sep 2008 ANALOG COMMUNICATIONS (Electronics & Telematics)


  • ADVANCED DATA STRUCTURES AND ALGORITHMS Set No. 1


  • IV B.Tech. II Semester Supplementary Examinations, July -2005 MEMBRANE TECHNOLOGY


  • IV B.Tech II Semester Supplimentary Examinations, February 2009 UNIX AND WINDOWS NT


  • ENGINEERING CHEMISTRY setno1


  • Categories


    Submit Previous Years University Question Papers and make money from adsense revenue sharing program

    Are you preparing for a university examination? Download model question papers and practise before you write the exam.



    Advertise Here





    Contact Us   Advertise   Editors    Privacy Policy    Terms Of Use   

    ISC Technologies.
    2006 - 2009 All Rights Reserved.