Members Bookmarks Fresher Jobs Strange Photos Academic Projects New Member FAQ  



My Profile
Active Members
TodayLast 7 Days more...



Awards & Gifts
Online Exams

Fresher Jobs


Our fresher job section is exclusively for fresh graduates! Find jobs for freshers in major Indian cities including Bangalore, Chennai, Hyderabad, Pune or Kochi

Resources


Find educational articles, blogs, discussion threads and other resources.

Colleges


Find details about any college in India or search for courses.

Paid Surveys


website counter



Download Model question papers & previous years question papers

Posted By: kondapalli       Member Level: Gold       Posted Date: 08 May 2008

2007 Jawaharlal Nehru Technological University B.Tech Electrical and Electronics COMPUTER ORGANIZATION setno4 Question paper



Course: B.Tech Electrical and Electronics   University: Jawaharlal Nehru Technological University




1. (a) Draw and explain the instruction cycle state diagram that includes interrupt
cycle processing.
(b) Discuss about transfer of control with multiple interrupts. Demonstrate with
a neat diagram [8+8]
2. Explain about error detecting and correcting codes. What is their relevance
[16]
3. Discuss various key design issues of an instruction format. [16]
4. (a) Differentiate between large register file versus cache.
(b) Discuss how compiler based register optimization is done.
(c) Explain various characteristics of reduced instruction set architectures.
[6+6+4]
5. (a) Explain major differences between cache-main and main-secondary memory
hierarchies
(b) Discuss main features and basic structure of caches. [8+8]
6. (a) Differentiate between I/O techniques with and without the use of interrupts.
(b) Explain different types of I/O commands.
(c) What is isolated I/O. Differentiate between memory-mapped and isolated I/O
with examples. [5+6+5]
7. (a) List sequencing and branching control fields of IBM 3033 microinstruction.
(b) Discuss the functioning of micro sequencer with example [8+8]
8. (a) Differentiate between high-level and low-level parallelism
(b) Discuss about Flynn’s classification of parallel processor systems.
(c) Explain different MIMD interconnection topologies. [5+6+5]





Return to question paper search

Next Question Paper: COMPUTER ORGANIZATION setno3

Previous Question Paper: PRODUCTION TECHNOLOGY setno1

Related Question Papers:


  • Management science set no.4


  • OBJECT ORIENTED PROGRAMMING


  • SYSTEM AUDIT


  • ORGANISATION STRUCTURE AND PERSONAL MANAGEMENT


  • INSTRUMENTATION AND CONTROL SYSTEMS(II B.Tech II Semester Supplimentary Examinations, Apr/May 2008)


  • Categories


    Submit Previous Years University Question Papers and make money from adsense revenue sharing program

    Are you preparing for a university examination? Download model question papers and practise before you write the exam.


    Contact Us    Privacy Policy    Terms Of Use   

    SpiderWorks Technologies Pvt Ltd. 2006 - 2007 All Rights Reserved.