Community Sites
Create your own community website and start earning today !
It's Free !
 
Communities Members BookmarksPolls Fresher Jobs Funny Photos B.Tech Projects New Member FAQ  



My Profile
Active Members
TodayLast 7 Days more...



Awards & Gifts
Online Exams

Fresher Jobs


Our fresher job section is exclusively for fresh graduates! Find jobs for freshers in major Indian cities including Bangalore, Chennai, Hyderabad, Pune or Kochi

Resources


Find educational articles, blogs, discussion threads and other resources.

Colleges


Find details about any college in India or search for courses.

website counter



Download Model question papers & previous years question papers

Posted By: murali       Member Level: Silver       Posted Date: 09 May 2008

2007 Jawaharlal Nehru Technological University B.E Electrical and Electronics II B.Tech II Semester Supplimentary Examinations, Aug/Sep 2007 LDIC SET I Question paper



Course: B.E Electrical and Electronics   University: Jawaharlal Nehru Technological University




Code No: R05220202 Set No. 1
II B.Tech II Semester Supplimentary Examinations, Aug/Sep 2007
LINEAR AND DIGITAL IC APPLICATONS
( Common to Electrical & Electronic Engineering and Instrumentation &
Control Engineering)
Time: 3 hours Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks
? ? ? ? ?
1. (a) Define input offset voltage and CMRR as applied to Op-amp ICs.
(b) Explain how the above parameters can be measured? [8+8]
2. (a) Explain HWR using inverting and non-inverting configuration.
(b) Explain the operation of astable multivibrator using Op-amp. [8+8]
3. (a) Draw the circuit diagram of a low-pass sallen key filter and determine it’s gain.
(b) Draw the block diagram of a band rejection filter and explain it’s operation.
[8+8]
4. (a) Draw the block diagram of 565 PLL and explain about each block. Make
circuit connections to track the input signal and explain its operation.
(b) Write short notes on :
i. PLL as frequency multiplier.
ii. PLL as frequency translator. [8+4+4]
5. (a) With an example explain the functional diagram of successive approximation
ADC.
(b) Draw the schematic circuit diagram of a Servo A/D converter and explain the
operations of this system.
(c) Compare Servo A/D with other types of A/D converters. [7+6+3]
6. (a) What is meant by Tri-state logic ? Draw the circuit of Tri-state TTL logic
and explain its functions.
(b) Draw the schematic circuit of TTL active pull-up NAND gate and explain its
operation with the help of Truth-Table. [8+8]
7. (a) What is multiplexer? Draw the logic diagram of 4 to 1 line multiplexer?
(b) Design half adder using NAND gates only? [8+8]
8. (a) Write short notes on synchronous up counter.
(b) Explain the operation of Synchronous SRAM with the help of its internal
Architecture. [8+8]
? ? ? ? ?
1 of 1





Return to question paper search

Next Question Paper: B.E./B.TECH.DEGREE EXAMINATION:TOTAL QUALITY MANAGEMENT

Previous Question Paper: II B.Tech II Semester Supplimentary Examinations, Aug/Sep 2007 LDIC SET II

Related Question Papers:


  • COMPUTER NETWORKS Set No. 2


  • November 2007 OPERATIONS RESEARCH


  • R05310201 Set No. 4,III B.Tech I Semester Supplimentary Examinations, February 2008,COMPUTER ORGANISATION


  • COMPUTER GRAPHICS Set No. 2


  • IV B.Tech II Semester Supplementary Examinations, June 2007 NEURAL NETWORKS


  • Categories


    Submit Previous Years University Question Papers and make money from adsense revenue sharing program

    Are you preparing for a university examination? Download model question papers and practise before you write the exam.



    Watch TV Channels
  • Watch Asianet TV online
  • Kairali TV in Internet
  • Surya TV online
  • Amritha TV Channel

  • Contact Us    Privacy Policy    Terms Of Use   

    SpiderWorks Technologies Pvt Ltd. 2006 - 2007 All Rights Reserved.