New Member FAQ | Forums | Earn Revenue


Resources Entrance Ask Experts Exam Papers Jobs English Projects Universities Colleges Courses Schools Training My India



My Profile
Active Members
TodayLast 7 Days more...



Awards & Gifts
Online Exams

Fresher Jobs


Our fresher job section is exclusively for fresh graduates! Find jobs for freshers in major Indian cities including Bangalore, Chennai, Hyderabad, Pune or Kochi

Resources


Find educational articles, blogs, discussion threads and other resources.

Colleges


Find details about any college in India or search for courses.

website counter



Download Model question papers & previous years question papers

Posted Date: 14 Dec 2007      Posted By: Sri      Member Level: Gold

2006 Jawaharlal Nehru Technological University B.Tech Electrical and Electronics Engineering III/Sem1 Regular (NOV)Set 2,Computer Organization Question paper



Course: B.Tech Electrical and Electronics Engineering   University: Jawaharlal Nehru Technological University




Code No: RR310201 Set No. 2
III B.Tech I Semester Regular Examinations, November 2006
COMPUTER ORGANIZATION
( Common to Electrical & Electronic Engineering, Electronics &
Communication Engineering, Electronics & Instrumentation Engineering,
Electronics & Telematics and Instrumentation & Control Engineering)
Time: 3 hours Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks
1. (a) How mandatory signal lines for PCI are functionally grouped
(b) Explain typical desktop system using PCI configuration. [8+8]
2. Write an algorithm to find all allowable weights for a ”weighted BCD code”. Assume that all weights are positive numbers [16]
3. Explain various characteristics of machine instructions in detail [16]
4. (a) List and describe floating-point arithmetic instructions of Motorola 88000 instruction set.
(b) Discuss about architecture of Motorola 88000. [8+8]
5. (a) Explain the cache execution of a read operation with a neat diagram
(b) Explain look-aside system organization for caches. [8+8]
6. (a) Discuss about power PC interrupt structure.
(b) Explain various registers in a DMA interface with their purpose.[8+8]
7. (a) Discuss about I/O channel architecture.
(b) Discuss about I/O addressing in 8086.
(c) Discuss the salient features of laser printer [6+6+4]
8. (a) Explain the following terms.
i. Read miss
ii. Read hit
iii. Write miss
iv. Write hit
(b) Discuss different approaches to vector computation [8+8]





Return to question paper search

Next Question Paper: III/Sem1 Regular (NOV)Set 1,Computer Organization

Previous Question Paper: III/Sem1 Regular (NOV)Set 3,Computer Organization

Related Question Papers:


  • C’ PROGRAMMING AND DATA STRUCTURES setno2


  • Code No: RR310405 III B.Tech I Semester Supplimentary Examinations, February 2008 INTERFACING THROUGH MICROPROCESSORS


  • II B.Tech Supplimentary Examinations, Aug/Sep 2008,OOP THROUGH JAVA


  • II B.Tech I Semester, MECHANICAL AND ELECTRICAL SCIENCES( NR210105); Supply-Nov'06


  • II B.Tech II Semester Supplimentary Examinations, Aug/Sep 2008 MEDICAL IMAGING TECHNIQUES


  • Categories


    Submit Previous Years University Question Papers and make money from adsense revenue sharing program

    Are you preparing for a university examination? Download model question papers and practise before you write the exam.



    Advertise Here





    Contact Us   Advertise   Editors    Privacy Policy    Terms Of Use   

    ISC Technologies.
    2006 - 2009 All Rights Reserved.