Learn more about IndiaStudyChannel
Install Alexa Toolbar
and earn more...
 
Communities Members BookmarksPolls Fresher Jobs Funny Pictures MCA Projects New Member FAQ  



My Profile
Active Members
TodayLast 7 Days more...



Awards & Gifts
Online Exams

Fresher Jobs


Our fresher job section is exclusively for fresh graduates! Find jobs for freshers in major Indian cities including Bangalore, Chennai, Hyderabad, Pune or Kochi

Resources


Find educational articles, blogs, discussion threads and other resources.

Colleges


Find details about any college in India or search for courses.

website counter




Download Model question papers & previous years question papers

Posted By: Sri       Member Level: Gold       Posted Date: 14 Dec 2007

2006 Jawaharlal Nehru Technological University B.Tech Electrical and Electronics Engineering III/Sem1 Regular (NOV)Set 4,Computer Organization Question paper



Course: B.Tech Electrical and Electronics Engineering   University: Jawaharlal Nehru Technological University




Code No: RR310201 Set No. 4
III B.Tech I Semester Regular Examinations, November 2006
COMPUTER ORGANIZATION
( Common to Electrical & Electronic Engineering, Electronics &
Communication Engineering, Electronics & Instrumentation Engineering,
Electronics & Telematics and Instrumentation & Control Engineering)
Time: 3 hours Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks
1. Describe all optional PCI signal lines with designation and type. [16]
2. Write an algorithm to add binary numbers represented in normalized floating point
mode with base 2 for exponent. [16]
3. (a) Discuss various aspects of instruction set design.
(b) Explain about various types of data on which machine instructions operate.
[10+6]
4. (a) Differentiate between large register file versus cache.
(b) Discuss how compiler based register optimization is done.
(c) Explain various characteristics of reduced instruction set architectures.
[6+6+4]
5. (a) Differentiate between single versus two-level caches.
(b) Elaborate on Pentium Cache Organization. [8+8]
6. (a) What is ‘data striping’ ?
(b) Discuss about the recent disk system developments.
(c) Explain the control command operations enabled by magnetic tape drive controller. Also explain about cartridge tape system. [4+4+8]
7. (a) Discuss about I/O channel architecture.
(b) Discuss about I/O addressing in 8086.
(c) Discuss the salient features of laser printer [6+6+4]
8. (a) Give a summary of arithmetic and logical operations that are defined for the
vector architecture.
(b) What is cache coherence problem. Discuss about different cache coherence
approaches. [8+8]






Return to question paper search

Next Question Paper: III/Sem1 Regular (NOV)Set 3,Computer Organization

Previous Question Paper: Quantum Mechanics-I

Related Question Papers:


  • ARTIFICIAL NEURAL NETWORKS Set No. 3


  • III B.Tech II Semester Regular Examinations, Apr/May 2006,AIRCRAFT STRUCTURES-II


  • III B.Tech II Semester Regular Examinations, Apr/May 2006,AIRCRAFT STABILITY AND CONTROL


  • GEO TECHNICAL ENGINEERING III B.Tech Supplimentary Examinations, Aug/Sep 2008


  • OPERATING SYSTEMS


  • Categories


    Submit Previous Years University Question Papers and make money from adsense revenue sharing program

    Are you preparing for a university examination? Download model question papers and practise before you write the exam.

    Watch TV Channels



    Contact Us    Editors    Privacy Policy    Terms Of Use   

    ISC Technologies. 2006 - 2008 All Rights Reserved.