Learn more about IndiaStudyChannel
Install Alexa Toolbar
and earn more...
 
Communities Members BookmarksPolls Fresher Jobs Funny Pictures MCA Projects New Member FAQ  



My Profile
Active Members
TodayLast 7 Days more...



Awards & Gifts
Online Exams

Fresher Jobs


Our fresher job section is exclusively for fresh graduates! Find jobs for freshers in major Indian cities including Bangalore, Chennai, Hyderabad, Pune or Kochi

Resources


Find educational articles, blogs, discussion threads and other resources.

Colleges


Find details about any college in India or search for courses.

website counter



Download Model question papers & previous years question papers

Posted By: Sree....       Member Level: Diamond       Posted Date: 21 May 2008

2007 Andhra Pradesh State Jawaharlal Nehru Technological University B.Tech ADVANCED COMPUTER ARCHITECTURE Set No. 4 Question paper



Course: B.Tech   University: Jawaharlal Nehru Technological University




Code No: RR320501 Set No. 4
III B.Tech II Semester Regular Examinations, Apr/May 2007
ADVANCED COMPUTER ARCHITECTURE
( Common to Computer Science & Engineering, Information Technology
and Computer Science & Systems Engineering)
Time: 3 hours Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks
? ? ? ? ?
1. (a) What are the different types of memories that are present in a memory hier-
archy? Describe the characteristics of each of these memories.
(b) What is meant by interleaving memory addresses? Describe the different ways
of implementing interleaving schemes. Illustrate with the help of proper dia-
grams. What are the relative merits and demerits of these schemes? [8+8]
2. (a) What is collision ? Explain different ways if its prevention.
(b) What is memory hierarchy ? How memory hierarchy improves the performance
of a single processor system. [8+8]
3. Explain the working of a Barrel Shifter with 16 nodes and give its routing functions.
[16]
4. (a) What is an associative memory? Discuss a simple associative memory organi-
zation with suitable diagrams.
(b) Explain the architecture of PEPE association processor. [8+8]
5. (a) Describe the desirable architectural features for a processor to be effective in
a multiprocessing system.
(b) Explain the architecture of Honeywell 60/66 multiprocessor system. [8+8]
6. (a) List the major characteristics, advantages and shortcomings of three types of
multiprocessor operating systems.
(b) List the four main sources of performance degradation of the dynamic coher-
ence check algorithm. [12+4]
7. (a) Explain the VLSI arithmetic module for the multiplication of the sequences
of 2 x 2 matrices.
(b) Explain the principles of a pipelined VLSI matrix inverter. [8+8]
8. (a) How memory mapping is done in Cyber-205? Explain
(b) List various functions of virtual memory in Cyber 205.
(c) Describe any two special vector instruction of Cyber 205. [8+8]
? ? ? ? ?
1 of 1





Return to question paper search

Next Question Paper: ADVANCED COMPUTER ARCHITECTURE Set No. 3

Previous Question Paper: MANAGEMENT SCIENCE Set No. 1

Related Question Papers:


  • IV B.Tech I Semester Regular Examinations, November 2005 DATA BASE MANAGEMENT SYSTEMS


  • IV B.Tech. II Semester Supplementary Examinations, July -2005 ENERGY MANAGEMENT


  • Code No: RR10103 Set No. 3, I B.Tech Supplimentary Examinations, Aug/Sep 2008 ENGINEERING PHYSICS


  • III B.Tech II Semester Regular Examinations, Apr/May 2006 , FOUNDRY & WELDING (Production Engineering) Set No. 2


  • Code No: NR310401 NR III B.Tech I Semester Supplementary Examinations, November 2006 ELECTRONICS MEASUREMENTS AND INSTRUMENTATION


  • Categories


    Submit Previous Years University Question Papers and make money from adsense revenue sharing program

    Are you preparing for a university examination? Download model question papers and practise before you write the exam.

    Watch TV Channels



    Contact Us    Editors    Privacy Policy    Terms Of Use   

    ISC Technologies. 2006 - 2008 All Rights Reserved.