Learn more about IndiaStudyChannel
Install Alexa Toolbar
and earn more...
 
Communities Members BookmarksPolls Fresher Jobs Funny Pictures MCA Projects New Member FAQ  



My Profile
Active Members
TodayLast 7 Days more...



Awards & Gifts
Online Exams

Fresher Jobs


Our fresher job section is exclusively for fresh graduates! Find jobs for freshers in major Indian cities including Bangalore, Chennai, Hyderabad, Pune or Kochi

Resources


Find educational articles, blogs, discussion threads and other resources.

Colleges


Find details about any college in India or search for courses.

website counter



Download Model question papers & previous years question papers

Posted By: srinivas       Member Level: Gold       Posted Date: 28 May 2008

2008 Andhra Pradesh State Jawaharlal Nehru Technological University Electronics & Communications Engineering IV B.Tech II Semester Regular Examinations, Apr/May 2008 EMBEDDED SYSTEMS Question paper



Course: B.Tech Electronics & Communications Engineering   University: Jawaharlal Nehru Technological University




Code No: RR420204 Set No. 1
IV B.Tech II Semester Regular Examinations, Apr/May 2008
EMBEDDED SYSTEMS
( Common to Electrical & Electronic Engineering and Electronics &
Communication Engineering)
Time: 3 hours Max Marks: 80

Answer any FIVE Questions
All Questions carry equal marks

? ? ? ? ?
1. (a) What is an embedded system? Why is it so hard to define?
(b) List the applications of embedded systems. [8+8]
2. Design a 3-bit counter that counts the following sequence: 1,2,4,5,7,1,2,?.. start
from a state diagram, draw the state table, minimize the logic, and draw the final
circuit. [16]
3. Explain the following three application specific instruction set processors.
(a) Microcontroller
(b) Digital signal processor
(c) Less -general ASIP environment. [6+5+5]
4. (a) Give the bus structure for digital signal processor.
(b) Explain the need for more buses in DSP architecture. [8+8]
5. Explain how to compute state machines in sequential programming language. [16]
6. (a) How to create and terminate processes.
(b) Explain the concept of mapping processes on processors. [8+8]
7. Design a circuit for the expression F=abc‘d’+a‘cd+ab’cd with minimum gates using
two level logic minimization. [16]
8. Explain in detail about intellectual property cores. [16]
? ? ? ? ?
1 of 1





Return to question paper search

Next Question Paper: IV B.Tech II Semester Regular Examinations, Apr/May 2008 FOOD SCIENCE AND TECHNOLOGY

Previous Question Paper: 103. DESIGN SOURCES AND MATERIALS - I

Related Question Papers:


  • Aug/Sep 2007 APPLIED CHEMISTRY (Civil Engineering) - Set no 1


  • Code No: R05310204 Set No. 2,III B.Tech I Semester Supplimentary Examinations, February 2008,ELECTRICAL MACHINES-III


  • III B.Tech. I Semester Regular Examinations, November -2005 OBJECT ORIENTED ANALYSIS AND DESIGN THROUGH UML


  • Code No: NR420304 NR IV B.Tech II Semester Supplementary Examinations, Apr/May 2006 IC ENGINES


  • III B.Tech II Semester Supplementary Examinations, November/December 2005 CHEMICAL REACTION ENGINEERING-I


  • Categories


    Submit Previous Years University Question Papers and make money from adsense revenue sharing program

    Are you preparing for a university examination? Download model question papers and practise before you write the exam.

    Watch TV Channels



    Contact Us    Editors    Privacy Policy    Terms Of Use   

    ISC Technologies. 2006 - 2008 All Rights Reserved.