Learn more about IndiaStudyChannel
Install Alexa Toolbar
and earn more...
 
Communities Members BookmarksPolls Fresher Jobs Funny Photos B.Tech Projects New Member FAQ  



My Profile
Active Members
TodayLast 7 Days more...



Awards & Gifts
Online Exams

Fresher Jobs


Our fresher job section is exclusively for fresh graduates! Find jobs for freshers in major Indian cities including Bangalore, Chennai, Hyderabad, Pune or Kochi

Resources


Find educational articles, blogs, discussion threads and other resources.

Colleges


Find details about any college in India or search for courses.

website counter



Download Model question papers & previous years question papers

Posted By: srinivas       Member Level: Gold       Posted Date: 28 May 2008

2008 Andhra Pradesh State Jawaharlal Nehru Technological University Computer Science & Engineering IV B.Tech II Semester Regular Examinations, Apr/May 2008 EMBEDDED SYSTEMS Question paper



Course: B.Tech Computer Science & Engineering   University: Jawaharlal Nehru Technological University




IV B.Tech II Semester Regular Examinations, Apr/May 2008
EMBEDDED SYSTEMS
( Common to Electrical & Electronic Engineering and Electronics &
Communication Engineering)
Time: 3 hours Max Marks: 80

Answer any FIVE Questions
All Questions carry equal marks

? ? ? ? ?
1. Write short notes on the following:
(a) Micro processors
(b) Micro Controller
(c) Digital Signal Processor. [6+5+5]
2. Design a 3-bit counter that counts the following sequence: 1,2,4,5,7,1,2,?.. start
from a state diagram, draw the state table, minimize the logic, and draw the final
circuit. [16]
3. Write short notes on the following:
(a) Debugger
(b) Device programming
(c) Instruction set
(d) Emulators. [4+4+4+4]
4. Explain the need of special architecture for pipelining and parallelism. [16]
5. Briefly discuss three computation models commonly used to describe embedded
systems and their peripherals. [16]
6. Explain in detail how shared memory is used to provide communication among
processes. [16]
7. Design a circuit for the expression F=abc‘d’+a‘cd+ab’cd with minimum gates using
two level logic minimization. [16]
8. Write short notes on the following:
(a) Instruction set simulator
(b) HDL simulator
(c) Simulators. [6+5+5]
? ? ? ? ?





Return to question paper search

Next Question Paper: IV B.Tech II Semester Regular Examinations, Apr/May 2008 EMBEDDED SYSTEMS

Previous Question Paper: IV B.Tech II Semester Regular Examinations, Apr/May 2008 EMBEDDED SYSTEMS

Related Question Papers:


  • computer graphics


  • IV B.Tech. II Semester Regular Examinations, April/May -2006 INTERNET TECHNOLOGIES


  • SOFWARE TESTING METHODOLOGIES


  • COMPUTER ORGANIZATION (Supplimentary Examinations, Aug/Sep 2007)


  • NDT METHODS


  • Categories


    Submit Previous Years University Question Papers and make money from adsense revenue sharing program

    Are you preparing for a university examination? Download model question papers and practise before you write the exam.

    Watch TV Channels



    Contact Us    Editors    Privacy Policy    Terms Of Use   

    ISC Technologies. 2006 - 2008 All Rights Reserved.