Learn more about IndiaStudyChannel
Install Alexa Toolbar
and earn more...
 
Communities Members BookmarksPolls Fresher Jobs Funny Pictures MCA Projects New Member FAQ  



My Profile
Active Members
TodayLast 7 Days more...



Awards & Gifts
Online Exams

Fresher Jobs


Our fresher job section is exclusively for fresh graduates! Find jobs for freshers in major Indian cities including Bangalore, Chennai, Hyderabad, Pune or Kochi

Resources


Find educational articles, blogs, discussion threads and other resources.

Colleges


Find details about any college in India or search for courses.

website counter



Download Model question papers & previous years question papers

Posted By: srinivas       Member Level: Gold       Posted Date: 16 Jun 2008

2007 Andhra Pradesh State Jawaharlal Nehru Technological University Electronics & Communications Engineering III B.Tech I Semester Regular Examinations, November 2007 COMPUTER ORGANIZATION Question paper



Course: B.Tech Electronics & Communications Engineering   University: Jawaharlal Nehru Technological University




Code No: RR310201 Set No. 3
III B.Tech I Semester Regular Examinations, November 2007
COMPUTER ORGANIZATION
( Common to Electrical & Electronic Engineering, Electronics &
Communication Engineering, Electronics & Instrumentation Engineering,
Electronics & Telematics and Instrumentation & Control Engineering)
Time: 3 hours Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks

1. (a) What is instruction Cycle ?
(b) Elaborate the characteristics of a hypothetical machine
(c) What do you mean by hardwired program? [6+6+4]
2. (a) Find the output binary number after performing the following arithmetic op-
erations
i. 111.01 + 10.111
ii. 11.01 + 110.11
iii. 110.11 - 111.01
(b) Explain about the longhand division of binary integers. [6+10]
3. Discuss about various Pentium addressing modes with algorithms. [16]
4. (a) Differentiate between large register file versus cache.
(b) Discuss how compiler based register optimization is done.
(c) Explain various characteristics of reduced instruction set architectures.
[6+6+4]
5. (a) Elaborate on functioning of inverted page table structure.
(b) Differentiate between ordinary page table and inverted page table
(c) Why translation-look-aside buffer is used. [6+6+4]
6. (a) Differentiate between characteristics of various types of disks
(b) Elaborate on fixed and movable head disks. [8+8]
7. (a) On which types of information, a conditional branch instruction depends?
(b) Explain about IBM 3033 control address register
(c) Discuss about characteristics and terminology of microinstruction spectrum
[5+5+6]
8. (a) Why special handling is required for branch instruction in a pipelined proces-
sor. Explain with examples.
(b) How would you determine the number of pipeline stages in a pipelined proces-
sor [10+6]





Return to question paper search

Next Question Paper: Elements of Auditing

Previous Question Paper: III B.Tech I Semester Regular Examinations, November 2007 COMPUTER ORGANIZATION

Related Question Papers:


  • ADVANCED DATA STRUCTURES AND ALGORITHMS Set No.3


  • Code No: RR222302 Set No. 3 III B.Tech II Semester Supplimentary Examinations, Aug/Sep 2008 BIO PROCESS ENGINEERING-I


  • IV B.Tech I Semester Regular Examinations, November 2007 set 2


  • IV B.Tech II Semester Regular Examinations, Apr/May 2006 SOFTWARE PROJECT MANAGEMENTSet No.


  • CHEMICAL REACTION ENGINEERING-II


  • Categories


    Submit Previous Years University Question Papers and make money from adsense revenue sharing program

    Are you preparing for a university examination? Download model question papers and practise before you write the exam.


    Watch TV Channels



    Contact Us    Editors    Privacy Policy    Terms Of Use   

    ISC Technologies. 2006 - 2008 All Rights Reserved.