Members Bookmarks Fresher Jobs Funny Photos B.Tech Projects New Member FAQ  



My Profile
Active Members
TodayLast 7 Days more...



Awards & Gifts
Online Exams

Fresher Jobs


Our fresher job section is exclusively for fresh graduates! Find jobs for freshers in major Indian cities including Bangalore, Chennai, Hyderabad, Pune or Kochi

Resources


Find educational articles, blogs, discussion threads and other resources.

Colleges


Find details about any college in India or search for courses.

Paid Surveys


website counter



Download Model question papers & previous years question papers

Posted By: Manjit Singh       Member Level: Diamond       Posted Date: 08 Jan 2008

2004 Jawaharlal Nehru Technological University B.Tech Electrical and Electronics COMPUTER ORGANIZATION (set no 1) Question paper



Course: B.Tech Electrical and Electronics   University: Jawaharlal Nehru Technological University




III-B.Tech. I-Semester Supplementary Examinations, May/June-2004

COMPUTER ORGANIZATION
Set No. 1
(common to EEE, ECE, EIE and ET)

Time: 3 Hours
Max. Marks: 80

Answer any FIVE questions

All questions carry equal marks

1. Convert the following binary numbers to their equivalent decimal and hexadecimal representation.

(a) 1010.0111
(b) 10.01

2. (a) Define PCI. Explain the applications of PCI.

(b) Describe any ten mandatory PCI signals.

3. Explain common addressing modes with algorithms, merits and demerits of each in detail.

4. (a) List and describe integer arithmetic and logical instructions of Motorola 88000.

(b) Discuss about functioning of Motorola 88000 instruction unit pipeline.

5. (a) Discuss about address translation in paging.

(b) How does page size effects storage utilization and effective memory data transfer rate?

6. (a) What is the transfer rate for 9-track magnetic tape unit whose tape speed is 120 inches?

(b) Elaborate about erasable optical disk.

7. Discuss about horizontal and vertical instruction formats. Also differentiate between horizontal and vertical instruction formats.

8. A pipelined processor has two branch delay slots. An optimizing compiler can fill one of these slots. 85 percent of the time and can fill second slot only 20 percent of the time. What is the percentage improvement in performance achieved by this optimization.?





Return to question paper search

Next Question Paper: Economic for Business

Previous Question Paper: POWER SYSTEM – II (Set No. 1) B-Tech I-Semester (Electronics and Instrumentation Engineering)

Related Question Papers:


  • III/Sem1 Regular (NOV)Set 1,Water Resources Engineering-I


  • DIGITAL CONTROL SYSTEMS Set No. 1


  • GENOMICS AND PROTEOMICS


  • REHABILITATION ENGINEERING


  • ENGINEERING CHEMISTRY setno2


  • Categories


    Submit Previous Years University Question Papers and make money from adsense revenue sharing program

    Are you preparing for a university examination? Download model question papers and practise before you write the exam.


    Contact Us    Privacy Policy    Terms Of Use   

    SpiderWorks Technologies Pvt Ltd. 2006 - 2007 All Rights Reserved.