Download Model question papers & previous years question papers

Posted Date: 17 Feb 2008      Posted By:: Agnes C    Member Level: Gold  Points: 5 (Rs. 1)

2007 Anna University Chennai B.E Electronics & Tele-Communication Engineering VLSI Design Question paper

Course: B.E Electronics & Tele-Communication Engineering   University/board: Anna University Chennai

Seventh semester
(Regulation 2004)
Electronics and Communication Engineering
(Common to B.E. part time) sixth Semester Regulation 2005)

Answer all questions
PART A – (10*2=20marks)

1. What are the advantages of SOI CMOS process?
2. Distinguish electrically alterable and non-electrically alterable ROM.
3. Compare nMOS and pMOS.
4. Compare enhancement and depletion mode devices.
5. What is meant by continuous assignment statement in Verilog HDL?
6. What is a task in Verilog?
7. Give the application of PLA.
8. What is meant by a transmission gate?
9. What is the aim of adhoc test techniques?
10. Distinguish functionality test and manufacturing test.

PART B – (5*16=80 marks)

11. (a) (i) Draw and explain the n-well process.
(ii) Explain the twin tub process with a neat diagram.
(b) (i) Discuss the origin of latch up problems in CMOS circuits with necessary diagrams. Explain the remedial measures.
(ii) Draw and explain briefly the n-well CMOS design rules.

12. (a) (i) Derive expressions for the drain to source current in the nonsaturated and saturated regions of operation of an nMOS transistor.
(ii) Define and derive the transconductance of nMOS transistor.
(b) (i) Discuss the small signal model of an nMOS transistor.
(ii) Explain the CMOS inverter DC characteristics.

13. (a) (i) Give a verilog structural gate level description of a bit comparator.
(ii) Give a brief account of timing control and delay in verilog.
(b) (i) Give a verilog structural gate level description of a ripple carry adder.
(ii) Write a brief note on the conditional statements available in verilog.

14. (a) (i) Compare the different types of ASICs.
(ii) Discuss the operation of a CMOS latch.
(b) Explain the ASIC design flow with a neat diagram. Enumerate clearly the different steps involved.

15. (a) Explain the chip level test techniques.
(b) Explain the system level test techniques.

Return to question paper search

Next Question Paper: Total Quality management

Previous Question Paper: JNTU B.TECH 4th year 2nd sem Neural Networks sets 1,2,3,4 for Computer Science Engg

Related Question Papers:


  • english

  • semester

  • B.E /B.TECH. DEGREE EXAMINAITON, MAY/JUNE 2007.Electronics and Communication Engineering

  • April/May 2004-CS337-Principles of Compiler Design

  • Categories

    Submit Previous Years University Question Papers and make money from adsense revenue sharing program

    Are you preparing for a university examination? Download model question papers and practise before you write the exam.

    Ask Tony John
    Facebook Group · 5 members
    Join Group
    Ask Your Questions regarding Blogging, AdSense, Digital Marketing, Social Media ...
    Top Contributors
    TodayLast 7 Daysmore...

    Awards & Gifts
    ISC Technologies, Kochi - India. © All Rights Reserved.