Electronics and Telecommunication: V semester Digital Circuits and system II (RGTU)

Electronics and Telecommunication: V semester Digital Circuits and system II (RGTU)

Unit I
Specification of sequential systems: Characterizing equation & definition of synchronous sequential machines. Realization of Floatable from verbal description, Mealy and Moore model machines state table and transition diagram. Minimization of the flow table of completely and incompletely specifies sequential machines
Unit II
High level description and specification of standard combinational & sequential modules and introduction to
VHDL Programming. Concept of iterative arrays.
Unit III
Secondary state assignments in sequential machine; parallel & serial decomposition of equential machines. Introduction to asynchronous sequential machine, races and hazards. Information loss-less machine.
Unit IV
Algorithmic state machine and fundamental concept of hardware / firmware algorithms. Controllers and data
system designing.
Unit V
Concept of PROM, PLE and FPLA. PALASM / XYLINGS software applications.
Other PLD devices like EPLA, GAL, PHEEL, Mega PAL and Hard Array Logic.

Post Comment:

Notify me by email when others post comments to this article.

Do not include your name, "with regards" etc in the comment. Write detailed comment, relevant to the topic.

No HTML formatting and links to other web sites are allowed.

This is a strictly moderated site. Absolutely no spam allowed.

Name:	Sign In to fill automatically.
Email:	(Will not be published, but required to validate comment)
	Type the numbers and letters shown on the left.

Electronics and Telecommunication: V semester Digital Circuits and system II (RGTU)

Post Comment:

Subscribe to Email

Online Members