Community Sites
Create your own community website and start earning today !
It's Free !
 
Communities Members BookmarksPolls Fresher Jobs Funny Pictures MCA Projects New Member FAQ  



My Profile
Active Members
TodayLast 7 Days more...



Awards & Gifts
Online Exams

Fresher Jobs


Our fresher job section is exclusively for fresh graduates! Find jobs for freshers in major Indian cities including Bangalore, Chennai, Hyderabad, Pune or Kochi

Resources


Find educational articles, blogs, discussion threads and other resources.

Colleges


Find details about any college in India or search for courses.

website counter



Syllabus of University of Pune ME Electronics(Digital System) Semester I-SIGNAL PROCESSING ARCHITECT


Posted Date: 11 Sep 2008    Resource Type: Articles/Knowledge Sharing    Category: Syllabus

Posted By: S.Yamininagarajan       Member Level: Diamond
Rating:     Points: 2



504196 SIGNAL PROCESSING ARCHITECTURES
Teaching Scheme Examination Scheme
Lectures: 3 Hrs./Week Theory: 100 Marks
Credit: 3

Study of typical DSP algorithms: Convolution, Correlation, Digital filters: FIR and IIR filters,
transforms: DFT, STFT, DCT, wavelets and filter banks, FFT algorithms and Implementation,
general purpose hardware for signal processing facilities, Representations of the DSP algorithms,
Pipelining and Parallel processing of FIR filters, Algorithm transformation: Retiming, Folding,
Unfolding, Multirate Digital signal processing: Filters in sampling rate alteration systems, multistage
design of decimator and interpolator, Arbitrary rate sampling rate converter, The polyphase
decomposition, Digital filter banks, QMF filter banks, Multilevel filter banks. Basic building blocks
of DSP systems: ALU, Multipliers, Dividers, Booth algorithm realizations, MAC, Barrel shifter,
DSP processor architecture, Software developments, Selections of DSP processors, Implementation
considerations, finite word length effects, real time implementation, Hardware interfacing, DSP
processor architectures: TMS 320C54XX, TMS 320C67XX, Blackfin processor: Architecture
overview, memory management, I/O management, On chip resources, programming considerations,
Real time implementations, Applications of DSP systems Design using fixed point and floating
point implementations: FIR filters, Multirate signal processing, IIR filters, DTMF generation and
detection, FFT algorithms, wavelet algorithms, Inverse modeling.

Reference Books
1. K. K. Parhi, “VLSI Digital Signal Processing Systems- Design and Implementation”, John
Wiley & Sons, Inc.
2. Sen M. Kuo and Woon-Seng Gan, “ Digital Signal Procesors, architectures, implementations,
and applications”, Prentice-Hall, ISBN 0130352144.
3. Sanjit K. Mitra, “ Digital Signal Processing: A Computer based approach”, McCraw Hill,
1998, ISBN 070429537
4. Lawrence R. Rabiner and Bernard Gold, “ Theory and application of Digital signal
Processing”, Prentice-Hall of India, 2006.
5. Madisetti, “ The Digital Signal Processing Handbook”, IEEE press, ISBN 0849385725
ME (E&TC) Digital System 7
6. Vinay K. Ingale, John G. Proakis, ‘Digital Signal Processing Using MATLAB”, Thomson
Publication.

For more details, visit http://www.unipune.ernet.in/stud_info/Syllabi/Syllabus_2008.html




Responses


No responses found. Be the first to respond and make money from revenue sharing program.

Feedbacks      
Popular Tags   What are tags ?   Search Tags  
Syllabus  .  

Post Feedback


This is a strictly moderated forum. Only approved messages will appear in the site. Please use 'Spell Check' in Google toolbar before you submit.
You must Sign In to post a response.
Next Resource: Syllabus of University of Pune ME Electronics(Digital System) Semester I-PRINCIPLES AND PRACTICES
Previous Resource: Syllabus of University of Pune ME Electronics(Digital System)Semester I-FAULT TOLERANT SYSTEM DESIGN
Return to Discussion Resource Index
Post New Resource
Category: Syllabus


Post resources and earn money!
 
Related Resources

Watch TV Channels



Contact Us    Editors    Privacy Policy    Terms Of Use   

SpiderWorks Technologies Pvt Ltd. 2006 - 2007 All Rights Reserved.