TEC - 011 Digital System Design Using VHDL Unit Topic Text/Ch apter Lectures I INTRODUCTION TO VHDL: VHDL description, combinational networks, modeling flip flop using VHDL, VHDL model for multiplexer, comliance and simulation of VHDL, codes, modeling a sequential machine, variables, signals and constants, arrays VHDL operators, VHDL functions, VHDL procedures, packages and libraries, VHDL model for a counter. ADVANCED VHDL: Attributes, transport and inertial delays, operator over loading, multi valued logic and signal resolution, IEEE-1164, standard logic, generic, generates statements, synthesis of VHDL codes, synthesis examples, file handling and TEXTIO. 1/ 2,8 10 II DESIGN OF NETWORKS FOR ARITHMATIC OPERATIONS: Design of serial adder with accumulator, state graph for control networks design of binary multiplier, multiplication of signed binary 1/ 4,5 10 6 numbers, design of binary divider. DIGITAL DESIGN WITH SM CHART: state machine charts, derivation of SM charts, realisation of SM charts, implementation of dice game, alternative realisation of SM charts using microprogramming, linked state machine. III FLOATING POINT ARITHMETIC: Representation of floating point numbers, floating point multiplication, other floating point operations. DESIGNING WITH PROGRAMMABLE GATE ARRAYS AND COMPLEX PROGRAMMABLE LOGIC DEVICES: Xinx 3000 series FPGAs, Xinx 4000 series FPGAs, using one hot state assignment. 1/ 6,7 8 IV MEMORY MODELS FOR MEMORIES AND BUSES: Static RAM, a simplified 486 bus model, interfacing memory to microprocessor bus. 1/9 6 V DESIGN EXAMPLES: UART design, description of MC68HC05 microcontroller, design of microcontroller CPU, complete microcontroller design. 1/10 6 Text Book: 1. Charles H Roth Jr, “Digital System Design using VHDL”, Thomson Learning, 2002. Reference Books: 2. Stephen Brown & Zvonko Vranesic, “Fundamentals of digital logic design with VHDL”, TMH, 2nd Ed., 2007. 3. Jhon F Wakerly, “Digital design”, PHI, 4th Ed. Reference http://www.uptu.ac.in/academics/elect_comm_eng_4th_year.htm
|
No responses found. Be the first to respond...
|