Forum
Resources
Mentors
Projects
Entrance Exams
Question Papers
Colleges
Courses
Universities
Schools
Make Money
Members
Bookmarks
Polls
Fresher Jobs
Funny Pictures
MCA Projects
New Member FAQ
My Profile
Sign In
Register
AdSense Revenue
Active Members
Today
pradeep
(1108)
Nitin Bajaj ...
(307)
Nemish
(255)
Last 7 Days
bharath sudar
(5514)
palvir
(4684)
Nitin Bajaj ...
(3325)
more...
Awards & Gifts
Online Exams
Aptitude Questions
General Aptitude Tests
Medical Entrance
Engineering Entrance
Bank Tests
TOEFL & IELTS Questions
Fresher Jobs
Our fresher job section is exclusively for fresh graduates! Find jobs for freshers in major Indian cities including Bangalore, Chennai, Hyderabad, Pune or Kochi
Resources
Find educational articles, blogs, discussion threads and other resources.
Colleges
Find details about any college in India or search for courses.
Advertisements
Watch Asianet TV online
Kairali TV in Internet
Surya TV online
Amritha TV Channel
Digital Electronics & Logic Design 4
Posted Date: 30 Jan 2008 Resource Type:
Articles/Knowledge Sharing
Category:
General
Posted By:
piyush
Member Level:
Gold
Rating:
Points
: 3
Subject: Digital Electronics & Logic Design
Q1. Explain the operation of SR latch using NAND gates and NOR gates.
Q2. Write the truth table for SR, JK, D and T flip
Q3. From the truth table derive excitation table for all the flip flops.
Q4. What is race around condition ? What are the different ways to remove this limitation?
Q5. Differentiate different types of counters.
Q6. Design modulo-18 synchronous and asynchronous counter.
Q7. Explain the working of 5-bit ring counter and twisted ring counter.
Q8. Explain the use of preset and clear terminal of flip-flops.
Q9. Draw the circuit for 5-bit register.
Q10. Draw the circuit for 5-bit shift register. How many pulses are needed for following conversions?
(i) Serial i/p to parallel o/p data conversion
(ii) Serial i/p to serial o/p data conversion
(iii) Parallel i/p to parallel o/p data conversion
(iv) Parallel i/p to serial o/p data conversion
Explain with the clock cycle, how data 11101 propagates through this shift register?
Q11. Design a 3-bit binary up-down counter using mode control(M) input.
Q12.Convert JK flip flop to YZ flip flop, where truth table for YZ flip flop is given below:
Y Z Q(n+1)
0 0 Q(n)
0 1 Q’(n)
1 0 0
1 1 1
Also write excitation table for YZ flip-flop.
Q13.What is the advantage of synchronous counters on asynchronous counters?
Q14. Design a random generator which generates sequence 1011001011----
Responses
No responses found. Be the first to respond and make money from
revenue sharing program
.
Feedbacks
Popular Tags
What are tags ?
Search Tags
Sign In
(No tags found.)
Post Feedback
This is a strictly moderated forum. Only approved messages will appear in the site. Please use 'Spell Check' in Google toolbar before you submit.
You must
Sign In
to post a response.
Next Resource:
Digital Electronics & Logic Design 3
Previous Resource:
problems
Return to Discussion Resource Index
Post New Resource
Category:
General
Post resources and
earn money
!
Related Resources
Sample resume for engineering students
Commonwealth Bank Series Schedule - 2008, Australia (India, Australia & Sri Lanka)
PGD in Financial Services
Horn of Rhinoceros
Donate Eye - Give sight to a Blind
Contact Us
Privacy Policy
Terms Of Use
SpiderWorks Technologies Pvt Ltd. 2006 - 2007 All Rights Reserved.