Janardan Rai Nagar Rajasthan Vidyapeeth MSVD02-ANALOG VLSI DESIGN University model question papers



Download Model question papers & previous years question papers

Posted Date: 19 Jul 2008      Posted By:: Vidya    Member Level: Gold  Points: 5 (₹ 1)

2005 Janardan Rai Nagar Rajasthan Vidyapeeth M.Tech. Computer Science MSVD02-ANALOG VLSI DESIGN University Question paper



Course: M.Tech. Computer Science   University/board: Janardan Rai Nagar Rajasthan Vidyapeeth





MASTER OF TECHNOLOGY
(SEMESTER - IV )(ELECTRONICS TELECOMMUNICATION/COMPUTER)

(SPL-4:VLSI DEIGN & EMBEDDED SYSTEM)

MSVD02-ANALOG VLSI DESIGN
TIME: 03 HOURS MAX. MARKS: 75

GENERAL INSTRUCTIONS:
1. Question paper is divided into three groups
2. Each group is of 25 marks each
3. Figure to the right in bracket indicates mark
4. Assume suitable data if necessary

GROUP A: Answer any three questions. Question No. 1 is compulsory.
Q 1. Draw and explain darlingtion configuration (5)
Q 2. What is the current mirror? Explain it along with diagram (10)
Q.3. Draw and explain small signal model of MOS. (10)
Q.4. Explain two stage MOS operational amplifier design criteria (10)
Q.5. How analysis of differential amplifier can be done by using active
load (10)

GROUP B: Answer any three questions. Question No. 6 is compulsory.
Q 6. Draw and explain analog buffer (5)
Q 7. Explain phase locked techniques. (10)
Q 8. Design 8 bit analog to digital converter (10)
Q 9. Design and explain VCO (10)
Q.10. Explain variable tran conductance multiplier (10)


GROUP C: All Questions are Compulsory.
Q.11 Fill in the blanks (each question carries 2 marks)
(i) BiCMOS inverter has a _______input impendance.
(ii) The gain of Op – Amp ____________.
(iii) Capture mode is used for ___________.
(iv) VCO is used for ________in communication field.
(v) Resolution of 8 bit A to D converter is ________.




Q.12 Multiple choice question. (Each question carries 2 marks)
(i) CMRR shows the _______of two input terminal.
(a)Maching (b)Difference (c)both (d)none
(ii) CC configuration is used for ____
(a)Voltage amplifier (b)current (c) both (d) none
(iii) Biasing is used for faithful _____________ .
(a)Multiplication (b)multiplication (c)data transfer (d)a and b
(iv) Band width of Op-Amp is __________ required. (Theoretical )
(a) Low (b) high (c)medium (d)none
(v) CE configuration is used for ____.
(a)Voltage amplifier (b) current (c)both (d)none


Q.13 True or false (each question carries 1 mark).
(i) Switching speed of MOS Op-Amp is higher than Bipolar Op-AMP.
(ii) Source follower is used for voltage amplifier.
(iii) Slew rate increase speed of response increase.
(iv) Temperature is less effective when biasing is used.
(v) PSRR is very high in op-amp.







Return to question paper search

Next Question Paper: MSVD01 – EMBEDDED SYSTEM DESIGN

Previous Question Paper: MSVD03-VERNILOG HARDWARE DESCRIPTION LANGUAGE

Related Question Papers:


  • MSDB 03 Database -Design Development and Deployment


  • MSDBO2 ORACLE 9i DATABASE


  • MSDB 01 OBJECT ORIENTED SOFTWARE DEVELOPMENT & DATABASE SYSTEM


  • CHEMICAL EQUIPMENT DESIGN


  • CHEMICAL ENGINEERING THERMODYNAMICS - I


  • Categories


    Submit Previous Years University Question Papers and make money from adsense revenue sharing program

    Are you preparing for a university examination? Download model question papers and practise before you write the exam.


    Looking for University or College admissions in India for 2021 - 2022 Academic Year?

    APPLY NOW
    Top Contributors
    TodayLast 7 Daysmore...

    Awards & Gifts

    Online Members

    Neelam
    More...
     
    SpiderWorks Technologies Pvt Ltd, Kochi - India. © All Rights Reserved.